



# Chip Design for Submicron VLSI: CMOS Layout and Simulation

By John P. Uyemura



**Chip Design for Submicron VLSI: CMOS Layout and Simulation** By John P. Uyemura

The text is organized around first introducing the global view of digital integrated circuit design, VLSI and design automation, and then sequentially developing the topics from the materials and devices level, up through the circuits and then system level. This mirrors the structural hierarchy of the chip design field itself. While building a solid foundation and reference for the chip design, it integrates the discussion with hands-on examples of the design automation software, included in the book, to illustrate not only the layout and simulation concepts, but also how an industry designer would put them into practice. Both theory and application are effectively integrated into a cohesive treatment of the subject and art of chip design.

 [Download Chip Design for Submicron VLSI: CMOS Layout and Si...pdf](#)

 [Read Online Chip Design for Submicron VLSI: CMOS Layout and Si...pdf](#)

# Chip Design for Submicron VLSI: CMOS Layout and Simulation

By John P. Uyemura

## Chip Design for Submicron VLSI: CMOS Layout and Simulation By John P. Uyemura

The text is organized around first introducing the global view of digital integrated circuit design, VLSI and design automation, and then sequentially developing the topics from the materials and devices level, up through the circuits and then system level. This mirrors the structural hierarchy of the chip design field itself. While building a solid foundation and reference for the chip design, it integrates the discussion with hands-on examples of the design automation software, included in the book, to illustrate not only the layout and simulation concepts, but also how an industry designer would put them into practice. Both theory and application are effectively integrated into a cohesive treatment of the subject and art of chip design.

## Chip Design for Submicron VLSI: CMOS Layout and Simulation By John P. Uyemura Bibliography

- Sales Rank: #678679 in Books
- Brand: Brand: Cengage Learning
- Published on: 2005-02-08
- Original language: English
- Number of items: 1
- Dimensions: 9.54" h x .85" w x 8.14" l, 2.00 pounds
- Binding: Hardcover
- 432 pages



[Download Chip Design for Submicron VLSI: CMOS Layout and Si ...pdf](#)



[Read Online Chip Design for Submicron VLSI: CMOS Layout and ...pdf](#)

## Download and Read Free Online Chip Design for Submicron VLSI: CMOS Layout and Simulation By John P. Uyemura

---

### Editorial Review

#### Review

Chapter 1. Installing the Microwind Software 1.1 Getting Started 1.2 Exploring Microwind 1.3 Installing Dsch 1.4 Plan of the Book 1.5 Some Important Details 1.6 References Chapter 2. Views of a Chip 2.1 The Design Hierarchy 2.2 Integrated Circuit Layers 2.3 Photolithography and Patter Transfer 2.4 Planarization 2.5 Electrical Characteristics 2.6 Silicon Characteristics 2.7 Overview of Layout Design 2.8 References 2.9 Exercises Chapter 3. CMOS Technology 3.1 Meet the MOSFETs 3.2 CMOS Fabrication 3.3 Submicron CMOS Processes 3.4 Process Technologies in Microwind 3.5 Masks and Layout 3.6 The Microwind MOS Generator 3.7 Chapter Summary and Roadmap 3.8 References 3.9 Exercises Chapter 4. Using a Layout Editor 4.1 Lambda-Based Layout 4.2 Rectangles and Polygons 4.3 The MOS Generator Revisited 4.4 Summary 4.5 Exercises Chapter 5. CMOS Design Rules 5.1 Types of Rules 5.2 The SCMOS Design Rule Set 5.3 FET Layout 5.4 References 5.5 Exercises Chapter 6. MOSFETs 6.1 MOSFET Operation 6.2 MOSFET Switch Models 6.3 The Square Law Model 6.4 MOSFET Parasitics 6.5 Comments on Devise Layout 6.6 References 6.7 Exercises Chapter 7. MOSFET Modeling with SPICE 7.1 SPICE Levels 7.2 MOSFET Modeling in Microwind 7.3 Circuit Extraction 7.4 Microwind Level 3 and BSIM4 Equations 7.5 References 7.6 Exercises Chapter 8. CMOS Logic Gates 8.1 The Inverter 8.2 NAND and NOR Gates 8.3 Complex Logic Gates 8.4 The Microwind Compile Command 8.5 Tri-State Circuits 8.6 Large FETs 8.7 Transmission Gates and Pass Logic 8.8 References 8.9 Exercises Chapter 9. Standard Cell Design 9.1 Cell Hierarchies 9.2 Cell Libraries 9.3 Library Entries 9.4 Cell Shapes and Floor Planning 9.5 References 9.6 Exercises Chapter 10. Storage Elements 10.1 SR Latch 10.2 Bit-level Register 10.3 D-type Flip Flop 10.4 Dynamic DFF 10.5 The Static RAM Cell 10.6 References 10.7 Exercises Chapter 11. Dynamic Logic Circuits 11.1 Basic Dynamic Logic Gates 11.2 Domino Logic 11.3 Self-Resetting Logic 11.4 Dynamic Memories 11.5 References 11.6 Exercises Chapter 12. Interconnects 12.1 Modeling an Isolated Line 12.2 Long Interconnects 12.3 Crosstalk Capacitances 12.4 Interconnect Wiring Tools 12.5 General Routing Techniques 12.6 References 12.7 Exercises Chapter 13. System Layout 13.1 Power Supply Distribution 13.2 Pad Generation 13.3 Input and Output Circuits 13.4 The Logo Generator 13.5 References 13.6 Exercises Chapter 14. SOI Technology 14.1 Modern SOI CMOS 14.2 Why SOI? 14.3 Problems with SOI 14.4 SOI in Microwind 14.5 References 14.6 Exercises Chapter 15. Digital System Design 1 15.1 A First Look 15.2 Editing Features 15.3 Creating a Logic Schematic 15.4 Simulating a Logic Design 15.5 Creating a Macro Symbol 15.6 Creating A Verilog (R) Listing 15.7 The DSCH-Microwind Design Flow 15.8 Using a Design Toolset 15.9 MOSFETs in Dsch 15.10 References 15.11 Exercises Chapter 16. Digital System Design 2 16.1 A 4-bit Binary Adder 16.2 Carry Lookahead Adder 16.3 Pipeline Register 16.4 Divide-by-N Circuit 16.5 Binary Counter 16.6 Summary 16.7 References 16.8 Exercises Chapter 17. Capacitors and Inductors 17.1 Integrated Capacitors 17.2 Integrated Inductors 17.3 References 17.4 Exercises Chapter 18. Analog CMOS Circuits 18.1 Simple Amplifiers 18.2 MOSFETs 18.3 Resistors 18.4 Signal Wiring 18.5 Summary 18.6 References 18.7 Exercises Appendix 1. Microwind Command Summary A.1 File A.2 View A.3 Edit A.4 Simulate A.5 Compile A.6 Analysis A.7 Help A.8 Menu Bar A.9 Other Screens Appendix 2. Microwind CMOS Technology Files Index

#### About the Author

John P. Uyemura is Professor of Electrical and Computer Engineering, late of Georgia Institute of Technology.

## **Users Review**

### **From reader reviews:**

#### **Candice Delgado:**

With other case, little folks like to read book Chip Design for Submicron VLSI: CMOS Layout and Simulation. You can choose the best book if you appreciate reading a book. So long as we know about how is important a book Chip Design for Submicron VLSI: CMOS Layout and Simulation. You can add expertise and of course you can around the world by just a book. Absolutely right, since from book you can learn everything! From your country until foreign or abroad you can be known. About simple matter until wonderful thing you can know that. In this era, we are able to open a book or maybe searching by internet product. It is called e-book. You can utilize it when you feel weary to go to the library. Let's learn.

#### **John Lopez:**

The book Chip Design for Submicron VLSI: CMOS Layout and Simulation give you a sense of feeling enjoy for your spare time. You should use to make your capable considerably more increase. Book can to be your best friend when you getting strain or having big problem together with your subject. If you can make reading through a book Chip Design for Submicron VLSI: CMOS Layout and Simulation for being your habit, you can get much more advantages, like add your capable, increase your knowledge about a few or all subjects. You are able to know everything if you like open up and read a reserve Chip Design for Submicron VLSI: CMOS Layout and Simulation. Kinds of book are a lot of. It means that, science reserve or encyclopedia or other people. So , how do you think about this e-book?

#### **Mary Diaz:**

This Chip Design for Submicron VLSI: CMOS Layout and Simulation usually are reliable for you who want to certainly be a successful person, why. The main reason of this Chip Design for Submicron VLSI: CMOS Layout and Simulation can be on the list of great books you must have is usually giving you more than just simple reading food but feed you actually with information that maybe will shock your before knowledge. This book is actually handy, you can bring it all over the place and whenever your conditions both in e-book and printed kinds. Beside that this Chip Design for Submicron VLSI: CMOS Layout and Simulation forcing you to have an enormous of experience like rich vocabulary, giving you demo of critical thinking that we realize it useful in your day task. So , let's have it and luxuriate in reading.

#### **Richard Osteen:**

You may spend your free time to see this book this publication. This Chip Design for Submicron VLSI: CMOS Layout and Simulation is simple to create you can read it in the park your car, in the beach, train and also soon. If you did not possess much space to bring the particular printed book, you can buy the e-book. It is make you quicker to read it. You can save often the book in your smart phone. Thus there are a lot of benefits that you will get when one buys this book.

**Download and Read Online Chip Design for Submicron VLSI:  
CMOS Layout and Simulation By John P. Uyemura  
#19BJEN5K8LU**

# **Read Chip Design for Submicron VLSI: CMOS Layout and Simulation By John P. Uyemura for online ebook**

Chip Design for Submicron VLSI: CMOS Layout and Simulation By John P. Uyemura Free PDF d0wnl0ad, audio books, books to read, good books to read, cheap books, good books, online books, books online, book reviews epub, read books online, books to read online, online library, greatbooks to read, PDF best books to read, top books to read Chip Design for Submicron VLSI: CMOS Layout and Simulation By John P. Uyemura books to read online.

## **Online Chip Design for Submicron VLSI: CMOS Layout and Simulation By John P. Uyemura ebook PDF download**

**Chip Design for Submicron VLSI: CMOS Layout and Simulation By John P. Uyemura Doc**

**Chip Design for Submicron VLSI: CMOS Layout and Simulation By John P. Uyemura MobiPocket**

**Chip Design for Submicron VLSI: CMOS Layout and Simulation By John P. Uyemura EPub**

**19BJEN5K8LU: Chip Design for Submicron VLSI: CMOS Layout and Simulation By John P. Uyemura**